

# TWO CHANNEL, CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES

### **FEATURES**

- 70-mΩ High-Side MOSFET
- 1-A Continuous Current
- Thermal and Short-Circuit Protection
- Accurate Current-Limit (1.2 A min, 2 A max)
- Operating Range: 2.7 V to 5.5 V
- 0.6-ms Typical Rise Time
- Undervoltage Lockout
- Deglitched Fault Report (OCx)
- No OCx Glitch During Power Up
- 1-µA Maximum Standby Supply Current
- Bidirectional Switch
- Ambient Temperature Range: –40°C to 85°C
- Built-in Soft-Start
- UL Listed -- File No. E169910, Both Single and Ganged Channel Configuration

### **APPLICATIONS**

- Heavy Capacitive Loads
- Short-Circuit Protection



GND □	1	8	□ OC1
IN 🗆	2	7	□□ OUT 1
EN1□	3	6	OUT2
EN2□	4	5	□□ OC2

TPS2062A/TPS2066A DRB PACKAGE (TOP VIEW)




Enable inputs are active low for all TPS2062A and active high for all TPS2066A

### **DESCRIPTION**

The TPS206xA power-distribution switches are intended for applications where heavy capacitive loads and short-circuits are likely to be encountered. The TPS206xA family is pin-for-pin compatible with the TPS206x family with a tighter overcurrent tolerance. This family of devices incorporates two  $70\text{-m}\Omega$  N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

Each device limits the output current to a safe level by switching into a constant-current mode when the output load exceeds the current-limit threshold or a short is present. Individual channels indicate the presence of an overcurrent condition by asserting its corresponding  $\overline{OCx}$  output (active low). Thermal protection circuitry disables the device during overcurrent or short-circuit events to prevent permanent damage. The device recovers from thermal shutdown automatically once the device has cooled sufficiently. The device provides undervoltage lockout to disable the device until the input voltage rises above 2.0 V. The TPS206xA is designed to current limit at 1.6 A typically per channel.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferably either VCC or ground. Specific guidelines for handling devices of this type are contained in the publication Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies available from Texas Instruments.

### **AVAILABLE OPTION AND ORDERING INFORMATION**

		RECOMMENDED			PAC	(AGE <sup>(1)</sup>	
T <sub>A</sub>	ENABLE	MAXIMUM SHORT-CIRC		D-8 (SOIC)		DRB- (SON	-
	CURRENT			PART#	STATUS	PART #	STATUS
–40°C to	Active low	1 A	16.0	TPS2062AD	AVAILABLE	TPS2062ADRB	AVAILABLE
85°C	C Active high		1.6 A	TPS2066AD	AVAILABLE	TPS2066ADRB	AVAILABLE

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

### **ABSOLUTE MAXIMUM RATINGS**

over operating temperature range unless otherwise noted (1)(2)

			VALUE	UNIT
VI	Input voltage range	IN	-0.3 to 6	V
Vo	Output voltage range	OUTx	-0.3 to 6	V
\/	Input voltage range	ENx, ENx	-0.3 to 6	V
V <sub>I</sub>	Voltage range	<del>OCx</del>	-0.3 to 6	V
Io	Continuous output current	OUTx	Internally limited	
	Continuous total power dissipation	on	See "Dissipation Rating Table"	
TJ	Operating junction temperature r	ange	-40 to 125	°C
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C
ECD.	Electrostatic discharge	Human body model MIL-STD-883C	2	kV
ESD	protection	Charge device model (CDM)	500	V

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **DISSIPATION RATING TABLE**

BOARD	PACKAGE	THERMAL RESISTANCE θ <sub>JA</sub>	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
Low-K <sup>(1)</sup>	D-8	170 °C/W	586 mW	5.86 mW/°C	320 mW	234 mW
High-K <sup>(2)</sup>	D-8	97.5 °C/W	1025 mW	10.26 mW/°C	564 mW	410 mW
Low-K <sup>(3)</sup>	DRB <sup>(4)</sup>	270 °C/W	370 mW	3.71 mW/°C	203 mW	148 mW
High-K <sup>(5)</sup>	DRB <sup>(4)</sup>	60 °C/W	1600 mW	16.67 mW/°C	916 mW	666 mW

- (1) The JEDEC low-K (1s) board used to dervie this data was a 3in x 3in, two-layer board with 2-ounce copper traces on top of the board.
- (2) The JEDEC high-K (2s2p) board used to dervive this data was a 3in x 3in, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.
- (3) Soldered PowerPAD on a standard 2-layer PCB without vias for thermal pad. See TI application note SLMA002 for further details.
- (4) See Recommended Operating Conditions Table for PowePad connection guidelines to meet qualifying conditions for CB Certificate
- (5) Soldered PowerPAD on a standard 4-layer PCB with vias for thermal pad. See TI application note SLMA002 for further details.

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated

<sup>(2)</sup> All voltages are with respect to GND.



# RECOMMENDED OPERATING CONDITIONS(1)

		MIN	MAX	UNIT
V	Input voltage, IN	2.7	5.5	V
VI	Input voltage, ENx, ENx	0	5.5	V
Io	Continuous output current, OUTx	0	1	Α
$T_{J}$	Operating virtual junction temperature	-40	125	°C

<sup>(1)</sup> The PowePad must be connected externally to GND pin to meet qualifying conditions for CB Certificate (DRB package only)

# **ELECTRICAL CHARACTERISTICS**

over recommended operating junction temperature range,  $V_I = 5.5 \text{ V}$ ,  $I_O = 1 \text{ A}$ ,  $V_{/ENx} = 0 \text{ V}$  (TPS2062A) or  $V_{ENx} = 5.5 \text{ V}$  (unless otherwise noted)

	PARAMETER		MIN	TYP	MAX	UNIT		
POWER SV	WITCH							
	Static drain-source on-state resistance	2.7 V ≤ V <sub>I</sub> ≤ 5.5 V	/ I _ 1 A	T <sub>J</sub> = 25°C		70	100	mΩ
r <sub>DS(on)</sub>	Static dialii-source on-state resistance	$2.7 \text{ V} \leq \text{V}_1 \leq 5.5 \text{ V}$	, I <sub>O</sub> = 1 A	-40°C ≤ T <sub>J</sub> ≤ 125°C			135	11112
	Diag time, quitout	V <sub>I</sub> = 5.5 V				0.6	1.5	
t <sub>r</sub>	Rise time, output	V <sub>I</sub> = 2.7 V	$C_L = 1 \mu F$ ,			0.4	1	l mo
	Fall time output	V <sub>I</sub> = 5.5 V	$C_L = 1 \mu F$ , $R_L = 5 \Omega$ , $T_J = 25^{\circ}C$		0.05		0.5	ms
t <sub>f</sub>	Fall time, output	V <sub>I</sub> = 2.7 V			0.05		0.5	ì
ENABLE IN	NPUT EN OR EN							
V <sub>IH</sub>	High-level input voltage	071/41/4551	,		2			V
V <sub>IL</sub>	Low-level input voltage	2.7 V ≤ V <sub>I</sub> ≤ 5.5 V					0.8	V
I	Input current				-0.5		0.5	μΑ
t <sub>on</sub>	Turnon time	0 400 vE D	5.0				3	
t <sub>off</sub>	Turnoff time	$C_L = 100 \mu F, R_L =$	= 5 Ω				3	ms
CURRENT	LIMIT							
	Short-circuit output current per	V <sub>I</sub> = 5 V, OUTx co	onnected to GND,	T <sub>J</sub> = 25°C	1.2	1.6	2.0	
I <sub>OS</sub>	channel	device enabled into short-circuit $-40^{\circ}\text{C} \le T_{\text{J}} \le 125^{\circ}\text{C}$			1.1	1.6	2.1	Α
loc	Overcurrent trip threshold	V <sub>IN</sub> = 5 V				2.1	2.45	Α
		V <sub>I</sub> = 5 V. OUT1 &	OUT2 connected to	T <sub>J</sub> = 25°C	2.4	3.2	4.0	
I <sub>OS_G</sub>	Ganged short-circuit output current		GND, device enabled into short-circuit $-40^{\circ}\text{C} \le \text{T}$		2.2	3.2	4.2	Α
I <sub>oc G</sub>	Ganged overcurrent trip threshold	V <sub>I</sub> = 5 V, OUT1 &	OUT2 tied together		I <sub>os G</sub>	4.2	4.9	Ī
SUPPLY C	URRENT	ı						
				T <sub>J</sub> = 25°C		0.5	1	
I <sub>IL</sub>	Supply current, device disabled	No load on OUT		-40°C ≤ T <sub>J</sub> ≤ 125°C		0.5	5	μΑ
				T <sub>J</sub> = 25°C		50	60	
I <sub>IH</sub>	Supply current, device enabled	No load on OUT		-40°C ≤ T <sub>J</sub> ≤ 125°C		50	75	μΑ
I <sub>lkg</sub>	Leakage current, device disabled	OUT connected to	o ground	-40°C ≤ T <sub>J</sub> ≤ 125°C		1		μΑ
	akage current	$V_0 = 5.5 \text{ V}, V_1 = 0$	) V	T <sub>J</sub> = 25°C		0.2		μΑ
UNDERVO	LTAGE LOCKOUT							
	Low-level input voltage, IN	V <sub>I</sub> rising			2		2.5	V
	Hysteresis, IN	V <sub>I</sub> falling				75		mV
OVERCUR	RENT FLAG	-						-
V <sub>OL</sub>	Output low voltage, OC	$I_{OCx} = 5 \text{ mA}$					0.4	V
	Off-state current	V <sub>/OCx</sub> = 5.0 V or 3	3.3 V				1	μА
	OC deglitch	OCx assertion or			4	8	15	ms
THERMAL	SHUTDOWN <sup>(2)</sup>	1			<u>I</u>			
	nutdown threshold				135			°C
	rom thermal shutdown				125			°C
Hysteresis					-	10		°C

<sup>(1)</sup> Pulsed load testing used to maintain junction temperature close to ambient

<sup>(2)</sup> The thermal shutdown only reacts under overcurrent conditions.




# **DEVICE INFORMATION**

# **Terminal Functions**

TERMINAL			1/0	DESCRIPTION
NAME	TPS2062A	TPS2066A	1/0	DESCRIPTION
EN1	3	_	I	Enable input, logic low turns on power switch IN-OUT1
EN2	4	_	I	Enable input, logic low turns on power switch IN-OUT2
EN1	_	3	I	Enable input, logic high turns on power switch IN-OUT1
EN2	_	4	I	Enable input, logic high turns on power switch IN-OUT2
GND	1	1		Ground
IN	2	2	I	Input voltage
OC1	8	8	0	Channel 1 over-current indicator; the output is open-drain, active low type
OC2	5	5	0	Channel 2 over-current indicator; the output is open-drain, active low type
OUT1	7	7	0	Power-switch output, IN-OUT1
OUT2	6	6	0	Power-switch output, IN-OUT2
PowerPAD <sup>TM</sup> (1)	PAD	PAD		Connect PowerPAD to GND for proper operation (DRB package only)

(1) See the Recommended Operating Conditions Table for PowePad connection guidelines to meet qualifying conditions for CB Certificate.


### **FUNCTIONAL BLOCK DIAGRAM**





- A. Current sense
- B. Active low (ENx) for TPS2062A. Active high (ENx) for TPS2066A.



# PARAMETER MEASUREMENT INFORMATION








**VOLTAGE WAVEFORMS** 

Figure 1. Test Circuit and Voltage Waveforms








Figure 3. Turnoff Delay and Fall Time With 1- $\mu$ F Load



# PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. Turnon Delay and Rise Time With 100- $\mu$ F Load




Figure 5. Turnoff Delay and Fall Time With 100- $\mu$ F Load




Figure 6. Short-Circuit Current, Device Enabled Into Short




Figure 7. Inrush Current With Different Load Capacitance



# PARAMETER MEASUREMENT INFORMATION (continued)




Figure 8. 2-Ω Load Connected to Enabled Device

Figure 9. 1-Ω Load Connected to Enabled Device

### **POWER-SUPPLY CONSIDERATIONS**




Figure 10. Typical Application

### **DETAILED DESCRIPTION**

#### **OVERVIEW**

The devices are current-limited, power distribution switches using N-channel MOSFETs for applications where short-circuits or heavy capacitive loads will be encountered. These devices have a minimum fixed current-limit threshold above 1.1 A allowing for continuous operation up to 1 A per channel. Overtemperature protection is an additional device shutdown feature. Each device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFETs. The charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage to provide "soft-start" and to limit large current and voltage surges.



#### **OVERCURRENT**

When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Three possible overload conditions can occur.

In the first condition, the output has been shorted before the device is enabled or before voltage is applied to IN. The device senses the short and immediately switches into a constant-current output. In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for several microseconds before the current-limit circuit can react. The device operates in constant-current mode after the current-limit circuit has responded. In the third condition, the load is increased gradually beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached. The devices are capable of delivering current up to the current-limit threshold without damage. Once the threshold is reached, the device switches into constant-current mode.

Complete shutdown occurs only if the fault is present long enough to activate thermal limiting. The device will remain off until the junction temperature cools approximately 10°C and will then re-start. The device will continue to cycle on/off until the overcurrent condition is removed.

### **OCX** RESPONSE

Each  $\overline{\text{OCx}}$  open-drain output is asserted (active low) during an overcurrent or overtemperature condition on that channel. The output remains asserted until the fault condition is removed. The TPS206xA eliminates false  $\overline{\text{OCx}}$  reporting by using internal delay circuitry after entering or leaving an overcurrent condition. This "deglitch" time is approximately 8-ms. This ensures that  $\overline{\text{OCx}}$  is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. Overtemperature conditions are not deglitched and assert and de-assert the  $\overline{\text{OCx}}$  signal immediately.

# **UNDERVOLTAGE LOCKOUT (UVLO)**

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage drop from large current surges.

### Enable (ENx or ENx)

The logic enable controls the power switch, bias for the charge pump, driver, and other circuits to reduce the supply current. The supply current is reduced to less than 5  $\mu$ A when a logic high is present on ENx, or when a logic low is present on ENx. A logic low input on ENx or a logic high input on ENx enables the driver, control circuits, and power switch for that channel.


### THERMAL SENSE

The TPS206xA monitors the operating temperature of both power distribution switches with individual thermal sensors. The junction temperature of each channel rises during an overcurrent or short-circuit condition. When the die temperature of a particular channel rises above a minimum of 135°C in an overcurrent condition, the internal thermal sense circuitry disables the individual channel in overtemperature to prevent damage. Hysteresis is built into the thermal sensor and re-enables the power switch individually after it has cooled approximately 10°C. The power switch cycles on and off until the fault is removed. This topology allows one channel to continue normal operation even if the other channel is in an overtemperature condition. The open-drain overcurrent flag ( $\overline{OCx}$ ) is asserted (active low) corresponding to the channel that is in an overtemperature or overcurrent condition.

Submit Documentation Feedback



# **TYPICAL CHARACTERISTICS**





TPS2062A, TPS2066A


SUPPLY CURRENT, OUTPUT DISABLED

vs JUNCTION TEMPERATURE

# TYPICAL CHARACTERISTICS (continued)


0.5


0.45



# I (IN) – Supply Current, Output Disabled – $\mu\text{A}$ $V_I = 5 V$ 0.4 0.35 $V_1 = 3.3 \text{ V}$ 0.3 $V_{I} = 2.7 V$ 0.25 0.2 0.15 0.1 0.05 0 -50 150 150 T<sub>J</sub> - Junction Temperature - °C Figure 16.


 $V_{I} = 5.5 \text{ V}$ 








# **TYPICAL CHARACTERISTICS (continued)**







#### APPLICATION INFORMATION

#### INPUT AND OUTPUT CAPACITANCE

Input and output capacitance improve the performance of the device; the actual capacitance should be optimized for the particular application. For all applications, a 0.01  $\mu F$  to 0.1  $\mu F$  ceramic bypass capacitor between IN and GND is recommended and should be placed as close to the device as possible for local noise de-coupling. This precaution reduces ringing on the input due to power-supply transients . Additional input capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during heavy transients.

Placing a high-value electrolytic capacitor on the output pin is recommended when the output load is heavy. Additionally, bypassing the output with a 0.01  $\mu F$  to 0.1  $\mu F$  ceramic capacitor improves the immunity of the device to short-circuit transients.

### POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance of the N-channel MOSFETs allows the small surface-mount packages to pass large currents. It is good design practice to check power dissipation to ensure that the junction temperature of the device is within the recommended operating conditions. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis.

The following procedure shows how to approximate the junction temperature rise due to power dissipation in a single channel. The TPS2062A/66A devices contain two channels, so the total device power must sum the power in each power switch.

Begin by determining the  $r_{DS(on)}$  of the N-channel MOSFET relative to the input voltage and operating temperature. Use the highest operating ambient temperature of interest and read  $r_{DS(on)}$  from the typical characteristics graph as an initial estimate. Power dissipation is calculated by:

$$P_{D} = r_{DS(on)} \times I_{OUT}^{2}$$

$$P_{T} = 2 \times P_{D}$$

#### Where:

P<sub>D</sub> = Power dissipation/channel (W)

 $P_T$  = Total power dissipation for both channels (W)

 $r_{DS(on)}$  = Power switch on-resistance ( $\Omega$ )

I<sub>OUT</sub> = Maximum current-limit threshold (A)

Finally, calculate the junction temperature:

$$T_J = P_T \times R_{\Theta JA} + T_A$$

### Where:

 $T_{\Delta}$ = Ambient temperature °C

 $R_{\Theta JA}$  = Thermal resistance (°C/W)

 $P_T$  = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the "refined"  $r_{DS(on)}$  from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance  $R_{\theta JA}$ , and thermal resistance is highly dependent on the individual package and board layout. The "Dissipation Rating Table" at the begginng of this document provides example thermal resistances for specific packages and board layouts.



# UNIVERSAL SERIAL BUS (USB) APPLICATIONS

One application for this device is for current-limiting in universal serial bus (USB) applications. The original USB interface was a 12-Mb/s or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). As the demand for more bandwidth increased, the USB 2.0 standard was introduced increasing the maximum data rate to 480-Mb/s. The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply. The USB specification classifies two different classes of devices depending on its maximum current draw. A device classified as low-power can draw up to 100 mA as defined by the standard. A device classified as high-power can draw up to 500 mA. It is important that the minimum current limit threshold of the current-limiting power switch exceed the maximum current limit draw of the intended application. The latest USB standard should always be referenced when considering the current-limit threshold.

The USB specification defines two types of devices as hubs and functions. A USB hub is a device that contains multiple ports for different USB devices to connect and can be self-powered (SPH) or bus-powered (BPH). A function is a USB device that is able to transmit or receive data or control information over the bus. A USB function can be embedded in a USB hub. A USB function can be one of three types included in the list below.

- Low-power, bus-powered function
- High-power, bus-powered function
- Self-powered function

SPHs and BPHs distribute data and power to downstream functions. The TPS206x6A has higher current capability than required for a single USB port allowing it to power multiple downstream ports.

### **SELF-POWERED AND BUS-POWERED HUBS**

A SPH has a local power supply that powers embedded functions and downstream ports. This power supply must provide between 4.75 V to 5.25 V to downstream facing devices under full-load and no-load conditions. SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.

A BPH obtains all power from an upstream port and often contains an embedded function. It must power up with less than 100 mA. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This is accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than 100 mA. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

#### LOW-POWER BUS-POWERED AND HIGH-POWER BUS-POWERED FUNCTIONS

Both low-power and high-power bus-powered functions obtain all power from upstream ports. Low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44  $\Omega$  and 10  $\mu$ F at power up, the device must implement inrush current limiting.



### **USB POWER-DISTRIBUTION REQUIREMENTS**

USB can be implemented in several ways regardless of the type of USB device being developed. Several power-distribution features must be implemented.

- SPHs must:
  - Current-limit downstream ports
  - Report overcurrent conditions
- BPHs must:
  - Enable/disable power to downstream ports
  - Power up at <100 mA</li>
  - Limit inrush current ( $<44 \Omega$  and 10  $\mu$ F)
- Functions must:
  - Limit inrush currents
  - Power up at <100 mA</li>

The feature set of the TPS2062A/66A meets each of these requirements. The integrated current-limiting and overcurrent reporting is required by self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs and the input ports for bus-powered functions.

Submit Documentation Feedback







### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS2062AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2062ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2062ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2062ADRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2062ADRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2062ADRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2062ADRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2062ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2066AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2066ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2066ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2066ADRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2066ADRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2066ADRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2066ADRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2066ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.



# PACKAGE OPTION ADDENDUM

11-Jul-2008

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





ti.com 10-Jul-2008


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

- Reel Width (WT)



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2062ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2062ADRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2062ADRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2066ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2066ADRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2066ADRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2






\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2062ADR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2062ADRBR	SON	DRB	8	3000	370.0	355.0	55.0
TPS2062ADRBT	SON	DRB	8	250	195.0	200.0	45.0
TPS2066ADR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2066ADRBR	SON	DRB	8	3000	370.0	355.0	55.0
TPS2066ADRBT	SON	DRB	8	250	195.0	200.0	45.0

# DRB (S-PDSO-N8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Metalized features are supplier options and may not be on the package.



# THERMAL PAD MECHANICAL DATA




DRB (S-VSON-N8)

# THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions


# DRB (S-VSON-N8)



NOTES:

- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.





NOTES: All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice. C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall

not exceed .006 (0,15) per end. Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

Reference JEDEC MS-012 variation AA.



# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2062ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2062ADRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2062ADRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2066ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2066ADRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2066ADRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2062ADR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2062ADRBR	SON	DRB	8	3000	370.0	355.0	55.0
TPS2062ADRBT	SON	DRB	8	250	195.0	200.0	45.0
TPS2066ADR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2066ADRBR	SON	DRB	8	3000	370.0	355.0	55.0
TPS2066ADRBT	SON	DRB	8	250	195.0	200.0	45.0

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated